Zuken.com - Home page
CADSTARWorld - Home Page
Products Distributors Support News & Events About Us Downloads
 
Home
Products
 - Product Bundles
 - Demo Movies
Downloads
Distributors
Design Bureaus
News & Events
Customer Service
Support
Training
About CADSTAR
About Zuken
Contact Us


 

 
 









Overview
Libraries
SPICE Simulators
Schematics
PCB Design
Routing
Eł.Logic
FPGA
EMC / SI
  - EMC Adviser
  - SI Verify
  - EMC Training Systems
3D Design
MCAD Interfaces
RF Design
Manufacturing
Migration
Design Viewer
Product Bundles
EMC / SI:
CADSTAR SI Verify
Demonstration Movies
- Main product page

CADSTAR SI Verify is a new CADSTAR solution that offers a complete post-layout signal
integrity simulation toolset, seamlessly integrated into CADSTAR. It uses an accurate transmission line simulation approach to analyze reflection and crosstalk effects, and to calculate the relevant timing information and delays. It can be used interactively by the user for selected nets as well as in batch-mode for an entire PCB sign-off simulation.

 

Flash AVI    
•  Pre-Design Planning
Check design scenarios before you start the main PCB work.

Flash format
370Kb


7.3Mb

Net Screening
Scan your design for SI problems and view the results in a spreadsheet in the Constraint Manager.
Flash format
264Kb

3.5Mb

• 

Simulation and Scenario Extraction
Simulate selected nets and extract equivalent transmission line circuits that you can edit in the Scenario Editor to check the effects of changes.
Flash format
399Kb

7.47Mb

Crosstalk Simulation
Simulate interference from other nets and, crucially, pinpoint changes in bus behavior with different switching modes that you can only find with comprehensive coupled simulation.
Flash format
525kb

6.66Mb
Analog Crosstalk
Sensitive analog circuits, such as inputs to high-gain amplifiers, must be protected from interference from high-speed digital lines. Crosstalk can only be accurately determined using simulation considering real timing and signals. This example shows how SI Verify can be used to simulate crosstalk between an analog line carrying a sine wave and a nearby fast-rise-time digital line, so that effectiveness of shield tracks or spacing can be analyzed before or after board layout.
Flash format
493Kb

17.25Mb
Electrical Board Descriptions
You can only get accurate simulation results, and plan board layout effectively, by modeling all parts of signal paths. Using SI Verify, you can attach daughterboards described by Electrical Board Descriptions (part of the popular IBIS modeling standard) to your main design and extract the entire circuit into the easy-to-use Scenario Editor for simulation.
Flash format
621Kb

13.35Mb

Model Library
CADSTAR SI Verify comes with comprehensive simulation model library tools featuring unrivalled ease of use.
Flash format
834Kb

11.2Mb

Further Information

   
CADSTAR SI Verify - Main page
  PDF
2.1Mb
CADSTAR SI Verify Datasheet
 
1.11Mb
CADSTAR Overview Brochure
   
Demonstration Movie files
A selection of movie files illustrating the CADSTAR interface in action.
       

 

       
    Home
 
Use of this site indicates you accept the terms of access
© Zuken Ltd., 2006

 
  
Top